Commit e68a1990 authored by mb0's avatar mb0

Up.

parent d7202caf
......@@ -38,7 +38,7 @@ end = struct
APPLYexp
(IDexp raisee,
[LITexp
(STRlit "UnsatifsfiableGuardCombination")])
(STRlit "UnsatisfiableGuardCombination")])
end
fun iff (guard, thenn, elsee) = let
......
......@@ -473,7 +473,7 @@ val show/instruction insn =
| PSHUFB x: "PSHUFB" -++ show/arity2 x
| PSHUFD x: "PSHUFD" -++ show/arity3 x
| PSLLDQ x: "PSLLDQ" -++ show/arity2 x
| PSLRDQ x: "PSLRDQ" -++ show/arity2 x
#| PSLRDQ x: "PSLRDQ" -++ show/arity2 x
| PSRLDQ x: "PSRLDQ" -++ show/arity2 x
| PSUBB x: "PSUBB" -++ show/arity2 x
| PSUBD x: "PSUBD" -++ show/arity2 x
......@@ -660,7 +660,7 @@ val show/instruction insn =
| VPSHUFB x: "VPSHUFB" -++ show/varity x
| VPSHUFD x: "VPSHUFD" -++ show/varity x
| VPSLLDQ x: "VPSLLDQ" -++ show/varity x
| VPSLRDQ x: "VPSLRDQ" -++ show/varity x
#| VPSLRDQ x: "VPSLRDQ" -++ show/varity x
| VPSUBB x: "VPSUBB" -++ show/varity x
| VPSUBD x: "VPSUBD" -++ show/varity x
| VPSUBW x: "VPSUBW" -++ show/varity x
......
......@@ -2008,7 +2008,8 @@ val /vex/0f/vexv [0x55 /r]
### ARPL
### - Adjust RPL Field of Segment Selector
val / [0x63 /r] | // mode64? = binop ARPL r/m16 r16
### TODO: Not encodable in 64bit mode
#val / [0x63 /r] | // mode64? = binop ARPL r/m16 r16
### BLENDPD
### - Blend Packed Double Precision Floating-Point Values
......@@ -3844,7 +3845,7 @@ val / [0x2b /r]
### SFENCE
### - Store Fence
val / [0x0f 0xae /7] = arity0 SFENCE
val / [0x0f 0xae /7-nomem] = arity0 SFENCE
### SAL/SAR/SHL/SHR
### - Shift
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment